Normal view MARC view ISBD view

REALIZATION OF DELAY LOCKED LOOP USING VCDL IN 180 nm CMOS TECHNOLOGY

By: DAHARIA (HIMANSHU).
Material type: materialTypeLabelBookPublisher: DELHI TECHNOLOGICAL UNIVERSITY 2016Description: 78.Subject(s): ELECTRONICS AND COMMUNICATIONDDC classification: 621.3822 DAH Dissertation note: M.TECH 2016 DR. NEETA PANDEY
Tags from this library: No tags from this library for this title. Add tag(s)
Log in to add tags.
    average rating: 0.0 (0 votes)
Item type Current location Call number Status Date due Barcode
Elec. Thesis & Dissertation Elec. Thesis & Dissertation Delhi Technological University

In case any user is not receiving email during issue and return of books or not getting alerts for return of books .Kindly contact library and update your email and mobile .

 621.3822 DAH (Browse shelf) Not for loan TD-2490

M.TECH 2016 DR. NEETA PANDEY

There are no comments for this item.

Log in to your account to post a comment.
[email protected] | Powered by Computer Center | © 2016 , Delhi Technological University | Shahbad Daulatpur, Main Bawana Road, DL - 42, IN
Implemented & Maintained by: OpenLX Tech. Pvt. Ltd.